Abstract-A double-rhomboid bowtie-slot on-chip antenna aided by a back-to-back E-shaped electromagnetic bandgap (EBG) surface for gain enhancement at W-band is presented. The specific structure of both the antenna and the EBG surface is being reported for the first time in an on-chip implementation. The antenna is analyzed independently as well as backed by different electromagnetic bandgap reflective surfaces using standard 0.13 µm BiCMOS process. The proposed EBG surface provides a measured gain enhancement of 2 and 8 dB when used as a frequency selective surface and as an artificial magnetic conductor, respectively. With an overall chip size of 1 × 1 mm 2 , the on-chip antenna demonstrates a −6 dB impedance bandwidth from 75-100 GHz and an effective gain bandwidth from 80-90 GHz with a peak measured gain of −0.58 dBi at 84 GHz. The antenna has the smallest reported size and the highest gain in W-band with artificial magnetic conductor as reflective surface.
I. INTRODUCTION

I
N RECENT years, research in W-band (75-110 GHz) has increased considerably due to its applications in millimeter (mm)-wave imaging, automotive radars, nonlethal weaponry, satellite communication, and biomedical fields. Smaller wavelengths between 2.7-4.0 mm in W-band make it particularly suitable for antenna's on-chip implementation, thus enabling potential integration of wireless subsystems on a single chip, resulting in highly miniaturized and compact systems [1] .
On-chip antennas (OCAs) suffer from low gains and poor radiation efficiency as silicon substrate is not suitable for antenna design due to its high dielectric constant ( r = 11.9) and low resistivity (ρ ≤ 50 Ω cm). The former accounts for wave confinement inside the substrate and reduces radiation into the air, due to which the bore-sight gains are very low, typically below −10 dBi. On the other hand, low resistivity causes increased losses inside the substrate deteriorating the radiation efficiency. To enhance the gain of OCA, several techniques have been reported. In [2] , a slotted dipole antenna with a gain of −2 dBi is reported whose gain is enhanced by creating a cavity beneath the antenna in silicon dioxide layer. Similarly, in [3] , a strip dipole antenna with lumped inductive-capacitive (LC) balun is presented where silicon is removed from beneath the antenna and gain is increased to 4.7 dBi at 85 GHz. Furthermore, in [4] , a Vivaldi and a monopole antenna at 130 GHz are presented in which a cavity is made in the silicon layer of the CMOS chip for improving the gain. The above works improve the antenna gains. However, adding dielectric layers above the antenna and making cavities in silicon or silicon dioxide layers are customized fabrication steps, not offered in standard CMOS processes, which not only increases the complexity of fabrication process but also increases the overall cost of the system. Use of electromagnetic bandgap (EBG) reflective surfaces is also a popular technique for gain enhancement of OCAs. EBG surfaces are metallo-dielectric arrays of periodic structures to denote artificially realized materials with unusual transmission and reflection characteristics in a particular band of frequencies. The subset terminologies of this broader connotation include: high impedance surfaces (HISs), frequency selective surfaces (FSSs), artificial magnetic conductors (AMCs), negative refractive index (NRI) materials, etc. In [5] , an AMC-backed dipole OCA is presented in which ground plane of AMC is at M1, which is the lowest metal layer in a standard CMOS process. This approach isolates the digital circuitry of the chip completely from antenna radiation, thereby increasing the gain and minimizing the EMC issues. The gain of antenna is −1.4 dBi at 94 GHz with a 40 μm thick silicon dioxide in a back-end-of-line (BEOL) process. Notwithstanding, in a standard CMOS process, only up to 15 μm space is available for all metal layers, which is too small for AMC operation to converge in mm-wave band. In [6] , a triangular monopole antenna backed by a partially reflected surface at M1 and a PEC layer beneath the silicon layer is presented with 0.12 dBi gain at 60 GHz and a radiation efficiency of 41%. Similarly, in [7] , a circularly polarized, circular loop antenna backed by a star-shaped AMC with a gain of −4.4 dBi at 60 GHz is presented. Metallic ground of AMC stack-up is placed beneath the silicon substrate, and array of star-shaped periodic structures is present at M1, while OCA is at the top metal layer. Other similar works are presented in [8] and [9] .
In this letter, through a combination of bowtie and rhombusshaped antennas, a novel double-rhomboid bowtie (DRBT) slot antenna is proposed. Furthermore, a back-to-back E-shaped (B2BE) slot AMC is designed, taking advantage of high 1536-1225 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. reflection coefficient of E-shaped HIS. Implemented in a 0.13 μm standard BiCMOS process, an array of 12 × 12 AMC elements is included in a 1 × 1 mm 2 chip area providing gain enhancement in the W-band.
II. AMC THEORY AND DESIGN
According to duality theorem, perfect magnetic conductor (PMC) behaves as a dual of a perfect electric conductor (PEC). Unlike a PEC, PMC does not introduce a 180
• phase shift to incident electric field, the property that has useful applications in making reflective surfaces for low-profile antennas. PMCs are nonexistent in nature, and their behavior can only be artificially realized. Originally proposed by Sievenpiper [10] , AMCs are metallo-periodic arrays printed on grounded dielectric substrates. Unlike PECs, tangential electric field exists at the surface of an AMC, which makes its surface impedance very high. Mathematically, surface impedance of an AMC is given by: Z s = jω/(1 − ω 2 LC), which shows that at resonance frequency, LC constant being reciprocal of ω 2 , results in the surface impedance (Z s ) approaching infinity. Therefore, an AMC is also called HIS, which introduces 0
• phase difference to the phase of incident wave at resonance frequency. Thus, incident wave reflects back and constructively interferes with a radiating surface in a close vicinity (≤ 15 μm). Another terminology FSS is also used for a surface that carries out this operation; however, FSSs are metallic array structures usually fabricated on a substrate only for support, and unlike AMC, FSS does not have a ground plane below the substrate [11] . Consequently, AMC is a stack of FSS, dielectric substrate, and ground plane. In a broader connotation, all these metamaterial surfaces can be called EBG surfaces. A typical simulation model of an EBG structure in a standard CMOS technology chip is shown in Fig. 1 . A wave port is placed at the position of top metal layer, and the FSS structure is placed at the lowest metal layer. Usually, there are four to five metal layers in between the top and lowest metal layers, all embedded in silicon dioxide substrate of thickness 10-15 μm. The silicon dioxide substrate is above a silicon wafer whose thickness lies between 200-700 μm. A ground plane beneath the silicon wafer can be added in a post-processing step with help of metal sputtering or similar techniques.
In the case of OCAs, AMC periodic array is mostly placed beneath the antenna to prevent the wave from entering into lossy silicon substrate, thus resulting in better gain and radiation efficiency. Higher magnitude of reflection coefficient (S 11 ) is desirable as it shows that little energy is transmitted beyond AMC. Furthermore, its operational phase bandwidth, in which constructive interference between an incident and reflected wave occurs, is from +90
• to −90 • . The design is started by analysis of three AMC unit cells. First, a dog-bone (DB) AMC structure at lowest metal layer M1 is designed at 94 GHz. Then, a Jerusalem cross (JC) AMC unit cell is designed, which can be seen as two DBs rotated at 90
• with respect to each other. Finally, a B2BE AMC unit cell is designed, which can be seen as three parallel DBs as shown in Fig. 2 . The results in Fig. 3 show that B2BE structure has an ultrawide phase bandwidth from 75 to 125 GHz and high reflection coefficient (≥−0.05 dB) over the whole bandwidth.
Next, an analogous B2BE slot-type AMC is designed with 3 μm thick ground plane beneath the silicon in order to couple a slot-type antenna. The unit cell has S 11 phase bandwidth from 26 to 168 GHz and S 11 magnitude higher than −0.1 dB over the whole band. S 11 phase and magnitude plot along with the unit cell dimensions is shown in Fig. 4 . This B2BE slot AMC unit cell is later used to create periodic array of AMC.
III. ANTENNA DESIGN
To start with, a simple bowtie (SBT) slot antenna is designed at 94 GHz using the top layer (TM-2) of the BiCMOS process. A coplanar waveguide is used for feeding purpose, where the signal traces are shorted with lateral grounds in order to radiate the slot. An overall 1 × 1 mm 2 chip area is maintained to include the effect of complete chip. Furthermore, a circular bond pad is included with a 125 μm pitch for on-wafer characterization. As the bond pads introduce parasitic capacitance, an open-circuit shunt stub is added to cancel the capacitive effect. As a next step, the shape of triangular slot is converted into rhomboid slot to introduce more cornered ends for better slot radiation and further extended to a double-rhomboid slot for improved radiation characteristics. The dimensions of SBT, rhomboid bowtie (RBT), and DRBT slot antennas are shown in Fig. 5 , whereas gain and S 11 of all three antennas are shown in Fig. 6 , which depicts that at 90 GHz, DRBT slot antenna has a gain of −2.31 dBi, while RBT antenna has −2.47 dBi and SBT antenna has −2.55 dBi gain. Subsequently, the DRBT slot antenna that shows the highest gain is integrated with 12 × 12 B2BE slot AMC array along with some optimization in its structure for better matching. Simulation model, dimensions and fabricated OCA are shown in Fig. 7 . The overall antenna size is 988 × 720 μm 2 , and thickness of silicon is 200 μm as offered by the foundry. Dimensions of DRBT slot antenna are given in Table I . In order to get further insight, the gain of DRBT slot OCA backed by PMC, AMC, PEC (at M1), FSS, and standalone antenna is compared in Fig. 8 . In comparison to the standalone antenna, the gain boost achieved by backing the antenna by AMC and FSS is 10 and 5 dB, respectively, at 98 GHz.
IV. FABRICATION AND MEASUREMENTS
The antenna is fabricated in an IHP 7-layer 130 nm BiCMOS technology. In order to satisfy foundry DRC rules, dummy metalization is added for the unused M2-TM1 layers. Although, these layers are kept away from the radiating element, still about 18% change in simulated results is observed (see Fig. 11 ). This approach emulates the real scenario of having analog circuitry nearby, unlike other reported works in which the middle layers are left unutilized. For on-chip characterization, Orbit's 110 GHz chamber is utilized, and the calibration is performed using a direct connection of the transmitter to the receiver of the probe station using a transmission line and a 125 μm pitch Cascade Microtech GSG probe (see Fig. 9 ). Next, a known on-chip antenna (SGCA-60-U-E by MVG-Orbit FR) is measured as a standard antenna for micro-probe antenna measurements, followed by placing the on-chip antenna and measuring its relative parameters. The chip is placed on one of the vacuum holes of the probe-station metal chuck, the latter acting as ground for the chip. Antenna under test (AUT) is kept stationary, and the reference antenna is moved in azimuth and elevation planes for recording the radiation pattern. The inset of Fig. 9 shows a photograph of the probes landing on the OCA as well as dummy metalization layer patterns.
Measured and simulated S 11 are compared in Fig. 10 . The measured impedance bandwidth with −6 dB threshold is from 75 to 100 GHz, and the same in simulation is from 82 to 96 GHz. Although the trend is similar, the difference is expected due to glass slab attached to the chip, changing the effective dielectric constant of the substrate. Similarly, the metal chuck acting as a ground instead of deposited ground plane beneath the silicon also causes some variations.
The gain of the OCA for both FSS and AMC case is shown in Fig. 11 , which depicts a 1 dB difference between simulated and measured curves. The effective measured gain bandwidth (≥−1.5 dBi) is from 80 to 90 GHz with a peak measured gain with AMC is recorded at 84 GHz. Radiation pattern comparison of measured and simulated results for gain versus elevation angle is done at the peak frequency (84 GHz) for FSS and AMC DRBT slot OCA with B2BE slot AMC is compared with other state-of-the-art OCAs backed by AMCs in Table II . Benchmarks used are frequency range, size, peak bore-sight gain, and AMC gain. It can be seen that the gain is higher with smaller foot-print as compared to [5] and [7] . More specifically, boresight gain is 3.8 dB higher, and relative size is half in one dimension and quarter in other dimension in comparison to [7] . Similarly, gain of current work is 0.8 dB higher with considerably smaller area than [5] .
V. CONCLUSION
A double-rhomboid bowtie-slot on-chip antenna backed by 12 × 12 B2BE slot AMC array is presented. A comparison of various reflection surfaces used in combination with the on-chip antenna reveals AMC outperforming the other types. The measured peak gain of antenna is −0.58 dBi at 84 GHz with AMC, and it is −6.4 dBi with FSS, whereas the effective gain bandwidth is from 80 to 90 GHz. The presented design can be extended in the form of an array of rhomboid bowtie-slot antennas along with parasitic elements to get wide and multiband response.
